Simulasi dan Analisa Desain Komparator Presisi Pada adc pipeline 1-bit/stage dengan Mentor Graphics 0,35 µm




Download 21.43 Kb.
Sana01.04.2020
Hajmi21.43 Kb.

Simulasi dan Analisa Desain Komparator Presisi Pada ADC Pipeline 1-bit/stage dengan Mentor Graphics 0,35 µm

Hamzah Afandi1, Erma Triawati Ch2

Teknik Elektro, Universitas Gunadarma

Jln. Margonda Raya No. 100 Depok, Jawa Barat, 16424, Telp. 02178881112 Ext. 107



1hamzah@staff.gunadarma.ac.id

2ermach@staff.gunadarma.ac.id

ABSTRAK
Penelitian ini merupakan bagian dari penelitian yang bertujuan mendesain ADC yang mampu mendukung kamera kecepatan tinggi 10.000 frames/s. Dari studi dan analisa literatur didapatkan bahwa untuk mendukung kinerja kamera tersebut maka desain ADC yang sesuai adalah dari sisi kecepatan minimal memiliki konversi 80 MSPS, dari sisi resolusi minimal 8-bit dan diharapkan dari sisi biaya desain tidak terlalu tinggi. Melihat dari permasalahan spesifikasi ADC di atas, maka pemilihan jenis ADC yang sesuai adalah pipeline dari sisi kecepatan, hal ini dikarenakan ADC pipeline memiliki konsumsi daya kecil, sebab kebutuhan komponen pendukung di pipeline lebih sedikit. Topologi yang sesuai untuk mendukung kinerja kamera kecepatan tinggi adalah 1-bit/stage, karena komposisi rangkaian pendukung untuk topologi 1-bit/stage lebih sedikit, sehingga mempengaruhi dari sisi konsumsi daya dan area layout. Desain ADC pipeline untuk satu stage membutuhkan komponen pendukung op-amp, komparator, saklar kapasitor (SC) dan pembangkit clock. ADC pipeline 1-bit/stage memerlukan sub ADC yang teliti dan memiliki ketepatan tinggi, yang sesuai adalah komparator presisi yang memiliki Vos mendekati sama dengan 0V. Pada komparator presisi ada tiga bagian penting yang harus didesain yaitu blok pre-amp, blok decisian, dan blok penyangga (buffer). Hasil desain komparator presisi dengan metode perhitungan manual yang didasarkan pada spesifikasi yang diinginkan sudah didapat. Dari hasil desain kemudian disimulasikan dengan CAD mentor graphics dengan teknologi ukuran AMS (Austria Micro System) 0,35 μm CMOS, kemudian hasil simulasi di analisa bila terjadi perbedaan dengan teori dilakukan revisi baik hitungan manual dan simulasi rangkaian. Pada unit komparator presisi (sub ADC), simulasi ditekankan pada offset komparator dan level histeresis untuk menekan noise, simulasi-simulasi tersebut adalah simulasi tegangan offset Vos, simulasi tegangan setpoint VSP, dan simulasi transient komparator presisi. Hasil yang didapat adalah penguatan komparator Av ≈ 5 untuk meminimalkan offset error dengan Iss = 30µA supaya mendapatkan mode bersama pada tegangan ≈ 1,65V.


Kata kunci : komparator presisi, pre-amp, decision, buffer

DAFTAR PUSTAKA

Anonim,” Parameter Ruler Design CMOS AMS 0,35um,” Mentor Graphics Corporation.. http ://www.mentor.com/ams.html, 2008.

A. Shabra and Hae-Seung Lee, “Over sampled pipelined A/D converter with mismatch shaping,” Journal of IEEE Solid State Circuit, vol. 37, no. 5, May 2002.

A.Shabra and H.-S. Lee, “A 12-bit mismatch-shaped pipeline A/D converter,” in Dig. Tech. Papers, 2001 Symp. VLSI Circuits, July 2001, pp. 211–214

Anonim,”IEEE standard VHDL-AMS Reference Manual,” IEEE std 1079.1-1999. IEEE, 1999.

A.Abo, “Design for reliability of low-voltage switched-capacitor circuits,” Ph.D. dissertation, University of California, Berkeley, California, May 1999

A.N Karanicolas , H.S Lee and K.L Bacrania “ A 15-bit 1 – Msample/s digitally sel-calibrated pipeline.”IEEE J Solid-state Circuit, Vol 28 PP, 12071215,dec1993.

B.-S. Song, La Jolla, and Gilman,” Design CMOS Analog-to-Digital Converter,” ECE264C, International WorkShop in University of California, San Diego,2007

B.-S. Song, M. F. Tompset, and K. R. Lakshmikumar, “A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter,” IEEE J. Solid-State Circuits, vol. SC-23, pp. 1324–1333, Dec. 1988

Boaz Shem-Tov, Mücahit Kozak, and Eby G. Friedman,” A High-Speed CMOS OP-AMP Design Technique Using Negative Miller Capacitance.” 0-7803-8715-5/04,2004 IEEE.

Boris Murmann and Bernhard E. Boser,” A 12b 75MS/s Pipelined ADC using Open-Loop Residue Amplification,” IEEE International Solid-State Circuits Conference, 2003.

B. Razavi.,” Design of Analog CMOS Integrated Circuits”. McGraw Hill, University of California, Los Angeles, 2001.

Cheongyuen B.T ,” Digitally Calibrated Analog-to-Digital Converters in Deep Sub-micron CMOS,” No.67 UCB/EECS, 22 May 2008

Chong K.Yun, “ 20-stage pipelined ADC with Radix-Based Calibration” IEEE J Solid state Circuit, june 2003.

Dwight U. Thomson and Bruce A. Wooley, “A 15-b pipelined CMOS floating point A/D converter, ” Journal of IEEE Solid State Circuit,vol. 36, no. 2, February 2001.

D.Schroder,” Semiconductor material and device characterization,” volume Chapter 8. John Willey and Sons Inc, 1990.

Eri Prasetyo, Dominique Ginhac and M. Paindavoine ,”principles of CMOS sensors dedicated to face tracking and recognition”, In IEEE CAMP05 International Workshop on Computer Architecture for Machine Perception, July 2005.

Eri Prasetyo Hamzah Afandi and M. Paindavoine,”Desain ADC Pipeline 8-bit 80MSPS Untuk Aplikasi Kamera Kecepatan Tinggi,”Kommit 2006, Universitas Gunadarma, 2006

Eri Prasetyo, Hamzah Afandi, Dominique Ginhac and M. Paindavoine ,”A 8-bits Pipeline ADC Design For High Speed Camera Application,”IES 2007, ITS 2007
Erik P. Anderson and Jonathan S. Daniels,”A 60-MHz 150-μV Fully-Differential Comparator.”JOURNAL OF STELLAR EE315 CIRCUITS,2000.

G. Palmisano, G. Palumbo and S Pennisi “ Design Procedure for Two-Stage CMOS Transconductance Operational amplifier “ Proceeding, Universita ‘ di catania 2001.

Hamzah Afandi, Eri Prasetyo, Brahmantyo, M . Paindovaine,” Design Embedded Pipeline ADC CMOS 0,35µm Inside High Speed Camera’, 11th Int’l Symposium on Quality Electronic Design-Asia (ASQED 2009).

Hao-Yu, xun-Gong, and Juo-Jung hung,” A low power 10 bits 80 Msamples pipeline ADC”, Technical report, ECCS department University of Michigan tech., 2003.

Jérôme Dubois, Dominique Ginhac, Michel Paindavoine, and Barthélémy Heyrman, "A 10 000 fps CMOS Sensor with Massively Parallel Image Processing", IEEE Journal of Solid-State Circuits, 43(3) :706-717, March 2008.

Jérôme Dubois, Dominique Ginhac, Michel Paindavoine, "VLSI Design of a High-Speed CMOS Image Sensor with in-situ 2D Programmable Processing", EUSIPCO 2006, September 8, 2006, Florence, ITALY

Jae Ki Yoo, B.E., M.S,” A Background Calibration Technique and Self Testing Method for the Pipeline Analog to Digital Converter,” A dissertation, University of Texas at Austin, December 2004.

Jacob Baker and D. E. Boyce,” CMOS Circuit Design, Layout and Simulation.” IEEE Press on Microelectronic Systems, 1998.

Kush Gulati and Hae-Seung Lee,” A low-power CMOS reconfigurable analog-to-digital converter.” IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, December 2001.

Lisha Li,”High Gain Low Power Operational Amplifier Design and Compesation Techniques,” A dissertation, Brigham Young University, April 2007

M. Paindavoine,”High-speed camera with embedded real time image processing”, in seminar information technology of Gunadarma University, june 2006.

M. Dessouky and A. Kaiser, “Very low-voltage fully differential amplifier for switched-capacitor applications," IEEE ISCAS, pp. 441-444, May 2000.

Markus H, and Qiuting H,” 90 dB, 90 MHz, 30 mW CMOS OTA FOR A HIGH CAPACITIVE LOAD,” International. Journal of Circuit Theory and Application., 27, 473-483 ,1999

N.S. Salahuddin, M. Paindavoine, B. Heruseto, M. Parmentier,” Development of Active Pixel Photodiode Sensors for Gamma Camera Application,” International Conference on Electrical Engineering and Informatic June 2007, ITB-Bandung, Indonesia.

Paul C. Yu “ A 2,5V 12-bit 5MSPS CMOS ADC “IEEE J Solid-state Circuit, November ,2000.

Paul C. Yu and HaeSeung Lee,” A High-Swing 2V CMOS Operational Amplifier with Gain Enhancement using a Replica Amplifier.” IEEE International Solid-state Circuits Conference, 7803-4987,1993.

Roger .T.H ,” Microelectronic Design dan implementation” Printice Hall., 1997

R. Samer and Jan Van der Speigel and K. Nagaraj, “Background digital error correction technique for pipeline ADC,“ IEEE, 2001.


Seung-Chul Lee, Young-Deuk Jeon, and Jong-Kee Kwon,”A 9-Bit 80-MS/s CMOS Pipelined Folding A/D Converter with an Offset Canceling Technique,” ETRI Journal, Volume 29, Number 3, June 2007.

S.H. Lewis, H. Scott Feterman, George F. Gross Jr., R. Ramachandran, and T.R. Vismanathan., “10-b 20 Msamples/s analog to digital converter”, Journal of IEEE solid state circuit, 27:351-358, March 1992.

Timothy M. Hancock, Scott M. Pernia, and Adam C. Zeeb, “ A digitally corrected 1.5 bits/stage low power 80 Msamples/s 10-bits pipelined ADC”, technical report, University og Michigen, December 2002.

Xin Jiang, Sanghyun Seo and Yumin Lu ,”A CMOS Single Stage Fully Differential OP-Amp with 120 dB DC Gain,” EECS 413 Fall University of Michigan, 2003.



Yun Chiu, Ken Wojciechowski,” A Gain-Boosted 90-dB Dynamic Range Fast Settling OTA with 7.8-mW Power Consumption.” EE240, Spring 2000,University of California, Berkeley,2000.

Download 21.43 Kb.




Download 21.43 Kb.

Bosh sahifa
Aloqalar

    Bosh sahifa



Simulasi dan Analisa Desain Komparator Presisi Pada adc pipeline 1-bit/stage dengan Mentor Graphics 0,35 µm

Download 21.43 Kb.