124
109.
Bournez, O., et al.,
The general purpose analog computer and computable analysis
are two equivalent paradigms of analog computation.
Theory and Applications of
Models of Computation, 2006: p. 631-643.
110.
Mullins, B.F.,
A Guide to Solving Simple Ordinary Differential Equations (ODE
’s)
.
Technical report, University of Toronto, Department of Physics. , 2009.
111.
MacLennan, B.J.,
Review of Analog Computing.
Technical Report, Department of
Electrical Engineering & Computer Science University of Tennessee, Knoxville
2007.
112.
Cowan, G.E.R., R.C. Melville, and Y.P. Tsividis,
A VLSI analog computer/digital
computer accelerator.
Solid-State Circuits, IEEE Journal of, 2006. 41(1): p. 42-53.
113.
Lee, J., B.J. Sheu, and R. Chellappa,
A VLSI neuroprocessor for image restoration using
analog computing-based systolic architecture.
The Journal of VLSI Signal Processing,
1993. 5(2): p. 185-199.
114.
Wittig, R.D. and P. Chow.
OneChip: An FPGA processor with reconfigurable logic
.
1997: IEEE.
115.
Stoica, A., et al.,
On-chip evolutionary synthesis of reconfigurable analog computing
circuits.
Internet Source, 2003.
116.
Sivaranjani, K., J. Venkatesh, and P. Janakiraman,
Realization of a digital differential
analyzer using CPLDs.
International Journal of Modelling and Simulation, 2007.
27(3): p. 280.
117.
Clark, C.R., R. Nathuji, and H.H.S. Lee.
Using an fpga as a prototyping platform for
multi-core processor applications
. 2005: Citeseer.
118.
Xu, S. and H. Pollitt-Smith.
A multi-microblaze based SOC system: from SystemC
modeling to FPGA prototyping
. 2008: IEEE.
119.
Ho, T.Y., P.M. Lam, and C.S. Leung,
Parallelization of cellular neural networks on GPU.
Pattern Recognition, 2008. 41(8): p. 2684-2692.
120.
Dolan, R. and G. DeSouza,
GPU-based simulation of cellular neural networks for
image processing.
2009: p. 730-735.
121.
Athanas, P.M. and A.L. Abbott,
Real-time image processing on a custom computing
platform.
Computer, 1995. 28(2): p. 16-25.
122.
Chu, P.P.,
FPGA prototyping by VHDL examples: Xilinx Spartan-3 version
. 2008:
LibreDigital.
123.
miKayaer, K. and V. Tavsanoglu.
A new approach to emulate CNN on FPGAs for real
time video processing
. 2008: IEEE.
124.
Rosinger, H.P.,
Connecting customized IP to the MicroBlaze soft processor using the
Fast Simplex Link (FSL) channel.
Xilinx Application Note, 2004.
125.
Pellerin, D. and M. Saini,
MicroBlaze and PowerPC Cores as Hardware Test
Generators.
Xilinx Xcell journal, 2004. 51.
126.
Pellerin, D., et al.,
Accelerating PowerPC software applications.
Xilinx Xcell
Embedded Magazine.
127.
Aung, Y., et al.,
C-based design methodology for fpga implementation of clustalw msa.
Pattern Recognition in Bioinformatics, 2007: p. 11-18.
128.
Pellerin, D. and S. Thibault,
